Multi Protocol IO Concentrator (RDC) IP Core for Safe and Secure Ethernet Network
Display Port 1.4 Rx PHY & Controller IP (Silicon Proven in TSMC 40LP)
AV1 fixed function HW decoder IP for 4Kp60 4:2:0 10 bit
Content Protection (HDCP) 2.2/2.3 embedded security modules (ESMs) for HDMI, DisplayPort, and USB 3.x Type-C interfaces
CAES announces Space Grade Qualification of Quad Core LEON4FT Microprocessor
Toshiba and Japan Semiconductor Develop Highly Reliable Versatile Analog Platform with Floadia's G1 technology for Automotive Applications
BSC and Intel announce a joint laboratory for the development of future zettascale supercomputers
Understanding Interface Analog-to-Digital Converters (ADCs) with DataStorm DAQ FPGA
How to achieve better IoT security in Wi-Fi modules
Why advanced DSPs running RTOSs are an ideal match for the IoT
How the chip shortage deepens the engineering skills crisis
Arm Mali-C55: Image processing with the smallest silicon area and highest performance
Why MIPS is Betting Big on RISC-V: Q&A with RISC-V International and MIPS
June 8, 2022 – T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the availability of its’ partners silicon and production proven 14-bit Wideband Time-Interleaved Pipeline ADC IP cores supporting 4.32 Gsps sampling speed in 28nm FDSOI process with full modification rights and unlimited usage.
The 14-bit, 4.32Gsps Pipeline ADC IP Cores is extracted from a production chipset, supporting 60dB Signal to Noise Ratio (SNR) with an input frequency ranging from 54MHz to 1.7GHz, that covers a wide range of applications ranging from Audio Applications, Microcontrollers, to High-speed STB, Wi-Fi and Automotive, Radar and 5G applications.
The ADC IP Cores includes two internal power supply regulators (LDO) for the analog part:
The digital part is supplied by the external 1.0V.
Pipeline ADC IP Cores is a mixed-signal system, which consists of sample and hold amplifier (SHA), multiplying digital-to-analog Converter (MDAC) and bandgap voltage reference, comparator, switch-capacitor circuits and biasing circuits. This project set up a pipeline ADC IP Cores design flow. It links all the specifications between the system levels and circuit levels together. With this design flow, if the overall ADC IP Cores specifications are given, such as resolution, sampling rate, voltage supply and input signal range, all the sub-block circuitry specifications are achieved.
A pipeline ADC IP Cores consists of several consecutive stages. The differential structured first stage evaluates the most significant bit (MSB) value and then conditions the signal and passes it on to the next stage for an MSB-1 conversion. Each stage executes its operation concurrently with other stages.
T2M’s broad Wireless IP cores also includes Bluetooth Dual mode v5.2 RF Transceiver IP Cores in 22nm ULL, BLE v5.2 / 15.4 (0.5mm2) RF Transceiver IP Cores in 40/55nm, NB-IoT/Cat M UE RF Transceiver IP Cores in 40ULP, Sub6 GHz RF Transceiver IP Cores, all can pe ported to other nodes and foundries as per the customer requirements.
These Analog Data convertors IP cores are available for immediate licensing. For further information on licensing options and pricing please drop a request at: contact.
T2M-IP is the global independent semiconductor technology experts, supplying complex semiconductor IP Cores, Software, KGD and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB and Satellite SoCs. For more information, please visit: www.t-2-m.com
Your Name: Your E-mail address: Your Company address: Your Phone Number: Write your message:
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.